Skip to content
applystead.Start free

SALARIES · 7 POSTED PAY RANGES

ASIC Design Verification Engineer salaries in San Jose, CA

Pay ranges employers published in 7 open job postings for ASIC Design Verification Engineer roles in San Jose, CA, updated Sep 30, 2026.

Posted base pay ranges from job listings, not total compensation. Figures are in USD. How these figures are made

Newest ASIC Design Verification Engineer postings in San Jose, CA

  1. ASIC Design Verification EngineerCisco Systems, Inc. · Remote · $153K–$219K/yr · Posted Aug 29, 2026ApplyView posting
  2. ASIC Design Verification EngineerCisco Systems, Inc. · San Jose, CA · $153K–$219K/yr · Posted Aug 26, 2026ApplyView posting
  3. ASIC Design Verification EngineerCisco Systems, Inc. · San Jose, CA · $165K–$241K/yr · Posted Aug 26, 2026ApplyView posting
  4. ASIC Design Verification EngineerCisco Systems, Inc. · San Jose, CA · $153K–$219K/yr · Posted Aug 23, 2026ApplyView posting
  5. ASIC Design Verification EngineerCisco Systems, Inc. · San Jose, CA · $153K–$219K/yr · Posted Aug 23, 2026ApplyView posting
  6. Want Applystead to find more jobs like these? Start free →

ASIC Design Verification Engineer pay in other places

  1. United States$186K median · $186K–$203K typical · 13 postingsUnited States: middle half $186K–$203K, median $186K
  2. California$186K median · $186K–$203K typical · 10 postingsCalifornia: middle half $186K–$203K, median $186K
  3. Remote$186K median · $139K–$237K typical · 3 postingsRemote: middle half $139K–$237K, median $186K

All ASIC Design Verification Engineer salaries

Questions and answers

How much does a ASIC Design Verification Engineer make in San Jose, CA?

The median posted base pay for ASIC Design Verification Engineer jobs in San Jose, CA is $186K a year, from 7 job postings with pay at 1 company.

What is the typical ASIC Design Verification Engineer pay range in San Jose, CA?

The middle half of postings list $186K–$203K. The top 10% list $203K a year or more, and the lowest 10% $186K or less.

How does San Jose, CA pay compare with all ASIC Design Verification Engineer jobs?

The median here is $186K, against $186K across all 18 postings for the role.

How many ASIC Design Verification Engineer jobs in San Jose, CA list pay?

7 open postings at 1 company list a pay range; figures use postings with at least 3 per group.

Get matched to ASIC Design Verification Engineer jobs · Start free