Skip to content
applystead.Get started

APPLYSTEAD SALARIES · 7 POSTED PAY RANGES

ASIC / FPGA Digital Design Engineer salaries in United States

Pay ranges employers published in 7 open job postings for ASIC / FPGA Digital Design Engineer roles in United States, updated Oct 10, 2026.

Continue with GoogleGet matched to ASIC / FPGA Digital Design Engineer jobs in United States

Posted base pay ranges from job listings, not total compensation. Figures are in USD. How these figures are made

Newest ASIC / FPGA Digital Design Engineer postings in United States

  1. ASIC / FPGA Digital Design Engineer – (Lead or Senior)Boeing · United States · $146K–$198K/yr · Posted Sep 26, 2026
  2. ASIC / FPGA Digital Design Engineer – (Associate or Experienced)Boeing · El Segundo, CA · $98.6K–$133K/yr · Posted Sep 26, 2026
  3. ASIC / FPGA Digital Design Engineer – (Lead or Senior)Boeing · United States · $146K–$198K/yr · Posted Sep 26, 2026
  4. ASIC / FPGA Digital Design Engineer – (Lead or Senior)Boeing · United States · $146K–$198K/yr · Posted Aug 26, 2026
  5. ASIC / FPGA Digital Design Engineer – (Lead or Senior)Boeing · United States · $146K–$198K/yr · Posted Aug 26, 2026
  6. Want Applystead to find more jobs like these? Start free trial →

All ASIC / FPGA Digital Design Engineer salaries

Questions and answers

How much does a ASIC / FPGA Digital Design Engineer make in United States?

The median posted base pay for ASIC / FPGA Digital Design Engineer jobs in United States is $172K a year, from 7 job postings with pay at 1 company.

What is the typical ASIC / FPGA Digital Design Engineer pay range in United States?

The middle half of postings list $172K–$172K. The top 10% list $172K a year or more, and the lowest 10% $116K or less.

How does United States pay compare with all ASIC / FPGA Digital Design Engineer jobs?

The median here is $172K, against $172K across all 7 postings for the role.

How many ASIC / FPGA Digital Design Engineer jobs in United States list pay?

7 open postings at 1 company list a pay range; figures use postings with at least 3 per group.

Get matched to ASIC / FPGA Digital Design Engineer jobs · Start free trial