APPLYSTEAD SALARIES · 3 POSTED PAY RANGES
Rolls Royce FPGA/ASIC Design Engineer salaries
Pay ranges Rolls Royce published in 3 open job postings for FPGA/ASIC Design Engineer roles, updated Oct 14, 2026.
Continue with GoogleGet matched to FPGA/ASIC Design Engineer jobs at Rolls Royce
- Median base pay$199,500a year
- Typical range$199,500–$199,500Middle half of postings
- Top 10%$199,500and above
- Postings3with a pay range
Posted base pay ranges from job listings, not total compensation. Figures are in USD. How these figures are made
Rolls Royce’s FPGA/ASIC Design Engineer titles
Pay by level
Locations
- United States · $200K median · 3 postings
- Virginia · $200K median · 3 postings
- Reston, VA · $200K median · 3 postings
Newest Rolls Royce FPGA/ASIC Design Engineer postings
- Principal Engineer - FPGA/ASIC DesignRolls Royce · Remote · $152K–$247K/yr · Posted Aug 25, 2026
- Principal Engineer - FPGA/ASIC DesignRolls Royce · Remote · $152K–$247K/yr · Posted Aug 25, 2026
- Principal Engineer - FPGA/ASIC DesignRolls Royce · Remote · $152K–$247K/yr · Posted Aug 25, 2026
- Want Applystead to find more jobs like these? Start free trial →
Compare FPGA/ASIC Design Engineer pay
Rolls Royce vs WabtecRolls Royce vs Navico Group AmericasRolls Royce vs Oshkosh DefenseRolls Royce vs General MotorsRolls Royce vs MedplastRolls Royce vs Nextern
FPGA/ASIC Design Engineer salaries at every company
Free tools and comparisons
Applystead vs Final Round AIApplystead vs HuntrYears of experience calculator401(k) match calculatorCareer change cover letter generatorCareer goals interview answer generator
Get matched to FPGA/ASIC Design Engineer jobs · Start free trial