APPLYSTEAD SALARIES · 2 POSTED PAY RANGES
Celero Communications ASIC Design Engineer salaries
Pay ranges Celero Communications published in 2 open job postings for ASIC Design Engineer roles, updated Oct 18, 2026.
Continue with GoogleGet matched to ASIC Design Engineer jobs at Celero Communications
- Postings with pay2
Fewer than 3 postings here list pay, so no pay figures are shown.
Posted base pay ranges from job listings, not total compensation. How these figures are made
Locations
- United States · 2 postings
- California · 2 postings
- San Jose, CA · 1 posting
- Irvine, CA · 1 posting
Newest Celero Communications ASIC Design Engineer postings
- ASIC Design Engineer - Digital DSP Design & Analog/Mixed-SignalCelero Communications · Irvine, CA · $150K–$250K/yr · Posted Oct 18, 2026Apply
- ASIC Design Engineer - Digital DSP Design & Analog/Mixed-SignalCelero Communications · San Jose, CA · $150K–$250K/yr · Posted Oct 18, 2026Apply
- Want Applystead to find more jobs like these? Start free trial →
Compare ASIC Design Engineer pay
Celero Communications vs Silicon LabsCelero Communications vs Normal ComputingCelero Communications vs The Boeing CompanyCelero Communications vs Silicon LaboratoriesCelero Communications vs Elevate SemiconductorCelero Communications vs Neurophos