APPLYSTEAD SALARIES · 4 POSTED PAY RANGES
Teradynein FPGA Design Engineer salaries
Pay ranges Teradynein published in 4 open job postings for FPGA Design Engineer roles, updated Oct 11, 2026.
Continue with GoogleGet matched to FPGA Design Engineer jobs at Teradynein
- Median base pay$176,000a year
- Typical range$160,000–$201,400Middle half of postings
- Top 10%$221,500and above
- Postings4with a pay range
Posted base pay ranges from job listings, not total compensation. Figures are in USD. How these figures are made
Locations
- United States · $176K median · 4 postings
- California · 2 postings
- San Jose, CA · 2 postings
- Oregon · 2 postings
- Tualatin, OR · 2 postings
Newest Teradynein FPGA Design Engineer postings
- Senior FPGA Design Engineer (MTD, Tualatin, OR)Teradynein · Tualatin, OR · $155K–$248K/yr · Posted Oct 10, 2026
- Senior FPGA Design Engineer (MTD, San Jose, CA)Teradynein · San Jose, CA · $170K–$273K/yr · Posted Oct 10, 2026
- FPGA Design Engineer (MTD, San Jose, CA)Teradynein · San Jose, CA · $135K–$217K/yr · Posted Oct 10, 2026
- FPGA Design Engineer (MTD, Tualatin, OR)Teradynein · Tualatin, OR · $123K–$197K/yr · Posted Oct 10, 2026
- Want Applystead to find more jobs like these? Start free trial →
Compare FPGA Design Engineer pay
Teradynein vs CatTeradynein vs K-T SARL FranceTeradynein vs Curtiss-Wright DSTeradynein vs Rocket SoftwareTeradynein vs C0004920031PTeradynein vs X-Energy