Skip to content
applystead.Start free

SALARIES · 3 POSTED PAY RANGES

ASIC Design Verification Engineer salaries remote

Pay ranges employers published in 3 open job postings for ASIC Design Verification Engineer roles that are remote, updated Sep 30, 2026.

Posted base pay ranges from job listings, not total compensation. Figures are in USD. How these figures are made

Newest ASIC Design Verification Engineer postings remote

  1. ASIC Design Verification EngineerCisco Systems, Inc. · Remote · $153K–$219K/yr · Posted Aug 29, 2026ApplyView posting
  2. ASIC Design Verification EngineerPalo Alto Networks · Remote · $106K–$172K/yr · Posted Aug 27, 2026ApplyView posting
  3. Senior ASIC Design Verification EngineerBlueorigin · Remote · $198K–$277K/yr · Posted Aug 18, 2026ApplyView posting
  4. Want Applystead to find more jobs like these? Start free →

ASIC Design Verification Engineer pay in other places

  1. United States$186K median · $186K–$203K typical · 13 postingsUnited States: middle half $186K–$203K, median $186K
  2. California$186K median · $186K–$203K typical · 10 postingsCalifornia: middle half $186K–$203K, median $186K
  3. San Jose, CA$186K median · $186K–$203K typical · 7 postingsSan Jose, CA: middle half $186K–$203K, median $186K

All ASIC Design Verification Engineer salaries

Questions and answers

How much does a ASIC Design Verification Engineer make in remote jobs?

The median posted base pay for ASIC Design Verification Engineer jobs in remote jobs is $186K a year, from 3 job postings with pay at 3 companies.

What is the typical ASIC Design Verification Engineer pay range in remote jobs?

The middle half of postings list $139K–$237K. The top 10% list $237K a year or more, and the lowest 10% $139K or less.

How does remote pay compare with all ASIC Design Verification Engineer jobs?

The median here is $186K, against $186K across all 18 postings for the role.

How many ASIC Design Verification Engineer jobs remote list pay?

3 open postings at 3 companies list a pay range; figures use postings with at least 3 per group.

Get matched to ASIC Design Verification Engineer jobs · Start free